Conferences and Workshops papers

From NUEESS

Revision as of 17:45, 7 December 2011 (view source) Bnjiang (Talk | contribs) m (→2008) ← Older edit		Revision as of 14:04, 8 December 2011 (view source) Bnjiang (Talk | contribs) m (→2007) Newer edit →
Line 39:		Line 39:
	== 2007 ==		== 2007 ==
		+	*{{#lst:Publications|hlc2}}
		+
		+	*{{#lst:Publications|yfc7}}
		+
		+	*{{#lst:Publications|yfc6}}
		+
		+	*{{#lst:Publications|hlc1}}
		+
		+	*{{#lst:Publications|yfc5}}
		+
		+	*{{#lst:Publications|hdc1}}
	== 2006 ==		== 2006 ==

---

Revision as of 14:04, 8 December 2011

Contents 1 2011 2 2010 3 2009 4 2008 5 2007 6 2006 7 2005 8 2004 9 2003 10 2002

2011

• X. Guan and Y. Fei, “Adaptive extended min-sum algorithm for nonbinary LDPC decoding, ” Proc. IEEE GLOBECOM, Dec. 2011.

• B. Jiang and Y. Fei, “Dynamic residential demand response and distributed generation management in smart microgrid with hierarchical agents,” Proc. Int. Conf. on Smart Grid & Clean Energy Technologies, Sept. 2011.

• Q. Luo and Y. Fei, “Algorithmic collision analysis of evaluating cryptographic systems and side-channel attacks,” Proc. IEEE Int. Symp. on Hardware Oriented Security & Trust (HOST), June 2011.

2010

• T. Hu and Y. Fei, “An adaptive and energy-efficient routing protocol based on machine learning for underwater delay tolerant networks,” ACM/IEEE Int. Symp. on Modeling, Analysis, and Simulation of Computer & Telecommunication Systems (MASCOTS), Aug. 2010.

• H. Lin and Y. Fei, “Exploring custom instruction synthesis for application-specific instruction set processors with multiple design objectives,” IEEE Int. Symp. on Low Power Electronics & Design, Aug. 2010.

• H. Lin and Y. Fei, “A novel multi-objective instruction synthesis flow for application-specific instruction set processors,” ACM Proc. Great Lakes Symp. VLSI, May 2010.

2009

• J. C. Martinez Santos, Y. Fei, and Z. J. Shi, “PIFT: Efficient dynamic information flow tracking using secure page allocation,” in WkShp on Embedded System Security (WESS) (held in conjunction with Embedded Systems Week), Oct. 2009.

• H. Lin and Y. Fei, “Resource sharing of pipelined custom hardware extension for energy-efficient application-specific instruction set processor,” in Proc. IEEE Int. Conf. Computer Design, Oct. 2009.

• X. Guan, Y. Fei, and H. Lin, “A hierarchical design of application-specific instruction set processors for high-throughput FFT,” in Proc. IEEE Int. Symp. on Circuits and Systems, May 2009.

• X. Guan, H. Lin, and Y. Fei, “Design of an application-specific instruction set processor for high-throughput and scalable FFT,” in Proc. IEEE Design Automation & Test in Europe Conf., Apr. 2009.

• H. Yan, Z. J. Shi, and Y. Fei, “Efficient implementation of Elliptic Curve Cryptography on DSP for underwater sensor networks,” WkShp on Optimizations for DSP & Embedded Systems (held in conjunction with IEEE/ACM Int. Symp. on Code Generation & Optimization), Mar. 2009.

2008

• T. Hu and Y. Fei, “QELAR - A Q-learning-based energy-efficient and lifetime-aware routing protocol for underwater sensor networks,” in IEEE Int. Performance Computing & Communications Conf., Dec. 2008.

• J. C. Martinez Santos and Y. Fei, “Leveraging speculative architectures for run-time program validation,” in Proc. IEEE Int. Conf. Computer Design, Oct. 2008.

• V. Kundeti, Y. Fei, and Sanguthevar Rajasekaran, “An efficient digital circuit for implementing sequence alignment algorithm in an extended processor,” in IEEE Int. Conf. Application-specific Systems, Architectures & Processors, July 2008.

• X. Guan and Y. Fei, “Reducing power consumption of embedded processors through register file partitioning and compiler support,” in IEEE Int. Conf. Application-specific Systems, Architectures & Processors, July 2008.

• H. Lin, G. Sun. Y. Fei, Y. Xie, and A. Sivasubramaniam, “Thermal-aware design considerations for application-specific instruction set processor,” in IEEE Symp. on Application Specific Processors, June, 2008.

• H. Lin and Y. Fei, “Harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency,” in Proc. IEEE Design Automation & Test in Europe Conf., Mar. 2008.

2007

• H. Lin, X. Guan, Y. Fei, and Z. Shi, “Compiler-assisted architectural support for program code integrity monitoring in application-specific instruction set processors,” in IEEE Int. Conf. on Computer Design, Oct. 2007.

• Y. Fei, H. D. Lin, and X. Guan, “A hardware/software cooperative approach for reducing memory traffic in application-specific instruction set processors,” in IEEE Int. Midwest Symp. on Circuits & Systems, Aug. 2007.

• Y. Fei and Z. Shi, “Microarchitectural support for program code integrity monitoring in application-specific instruction set processors,” in Proc. IEEE Design Automation & Test in Europe Conf., Apr. 2007.

• H. Lin and Y. Fei, “Utilizing custom registers in application-specific instruction set processors for register spills elimination,” in Proc. ACM Great Lakes Symp. on VLSI, Mar. 2007.

• Y. Fei and Z. Shi, “Embedding program code integrity monitoring in application-specific instruction set processors,” in Annual Boston Area Computer Architecture Workshop (BARC), Jan. 2007.

• H. D. Lin and Y. Fei, “Custom register binding in application-specific instruction set processors to eliminate register spills,” in Annual Boston Area Computer Architecture Workshop (BARC), Jan. 2007.

2006

2005

2004

2003

2002

Whos here now:   Members 0   Guests 0   Bots & Crawlers 53